Timing Verification - Logic Synthesis and Verification | M.Tech VLSI Design